Abstract -DSRC provides high speed radio link between Road Side Equipment and On-Board Equipment within the narrow communication area. In this paper, a 5.8 GHz down-conversion mixer for DSRC communication system is designed and fabricated using 0.8 pm SiGe HBT process technology and RFILO matching circuits, RF/LO input balun circuits and IF output balun circuit are all integrated on chip. The measured performance is 7.5 dB conversion gain, -2.5 dBm input Ip3, 46 dB LO to RF isolation, 56 dB LO to IF isolation, current consumption of 21 mA for 3.0 V supply voltage and the chip size of fabricated mixer is 1.9 mm X 1.3 mm.
I. INTRODUCTION ITS (Intelligent Transportation Systems) technology has been developed to, solve the trafftc problem such as traffic congestion and accidents and reduce the overall congestion cost. The final goal of ITS will be to improve the traffic efficiency and mobile safety without new road construction.
DSRC (Dedicated Short Range Communication) provides high speed radio link between Road Side Equipment (RSE) and On-Board Equipment (OBE) within the narrow communication area. DSRC communication system has been developed worldwide and recently applied for Electronic Toll Collection (ETC), but most of all ITS services will be provided by DSRC
The SiGe hetero-junction bipolar transistor (HBT) has been considered to be more suitable for RF integrated circuits than the Si bipolar junction transistor (BJT) because its electrical properties, such as current gain, power consumption, small-signal unity-gain frequency, and maximum oscillation kequency are superior to those of the Si BJT [ 2 ] . Because of having many advantages for those RF applications, SiGe HBT device has been adopted as a good candidate for manufacturing RF components such as LNAs, Mixers, VCOs, PLLs, RF transceivers. Down-conversion mixers, which convert radio frequency (RF) signal to intermediate frequency (IF) signal, are very important building blocks within a radio system. Their performance affects the performance requirements of the entire system and the performance requirements of other building blocks.
In this paper, a 5. Table 1 , the main DC and AC parameters of HBT with emitter area of 0.5 x 6.0 pm2 are summarized. Passive elements used in this paper were MIM capacitor, parallel-branch spiral inductor, and resistors composed of metal, emitter poly-silicon, and base poly-silicon. 
Down-conversion Mixer
! and transconductance [4] . The above baluns are deigned and all integrated on chip together with mixer core circuit and provide good isolation.
Double-balanced bipolar mixer in the form of Gilbert cell used in this paper is shown in Fig. 5 , which is differential structure to avoid the common-mode noise. When the switching transistors of the Gilbert cell mixer are driven fully differentially, theoretically, there is no LO leakage at the output. The emitter inductive degeneration (L3, L4) is also added to improve linearity. The gain of the balun is the sum of the two signal path gains [5] . The common-collector path provides highly linear performance and the common-emitter is more linear than the differential-pair for the same bias current
IV. FABRICATION AND MEASUREMENTS
We designed and fabricated the mixer circuit using 0.8 pm SiGe HBT process technology. The manufactured mixer photograph is shown in Fig. 6 and this chip size is 1.9 mm x 1.3 mm. In Fig. 6 , the upper pad is for supply voltage. The left, lower and right center pads are LO input, RF input, IF output pads, respectively.
For this measurement, two RF power sources HP83650E3, HP83752B, and a spectrum analyzer figure: 100 MHz span) and conversion gain is 7.5 dB, LO to RF port-to-port isolation is 46 dB, LO to IF portto-port isolation is 56 dB. Fig. 8 shows the measured IP3 when the LO input power was fixed to -5.0 dBm and the RF input power was swept from -30 dBm to -3 dBm and from this fieure. IIP3 is -2.5 dBm. In this paper, a 5.8GHz down-conversion mixer for DSRC receiver was designed and fabricated using 0.8 (Jm SiGe HBT process technology and RFLO matching circuits, RFLO input balun circuits and IF output balun circuit were all integrated on chip. The measured performance was 7.5 dB conversion power gain, -2.5 dBm input IP3, 46 dB LO to RF isolation, 56 dB LO to IF isolation, current consumption of 21 mA for 3.0 V supply voltage.
